CLAIMS

1.   A video signal processing system for processing a video data V_{IN} and graphic data $D_{\mu P}$, comprising:

    a) a filter unit, which receives the video data V_{IN}, and horizontally and vertically filters the video data V_{IN} to convert the video data V_{IN} into video pictures formated with a different number of columns and/or lines, and provides a filtered video signal indicative thereof, wherein said filter unit buffers individual pixels and/or lines in a first memory device;

    b) a second memory device that receives and stores the graphic data $D_{\mu P}$ and said filtered video signal and provides stored signals indicative thereof;

    c) a third memory device that is connected to said second memory, and stores data received from said second memory devices; and

    d) a mixing unit that receives and mixes said stored graphic data and said stored filtered video data to provide a video output signal V_{OUT}.

2.   The video signal processing system of claim 1, wherein said first memory device comprises random access memory.

3.   The video signal processing system of claim 1, wherein said second memory is configured as fast cache memory.

4.   The video signal processing system of claim 3, wherein said third memory device comprises random access memory.

1   5.   The video signal processing system of claim 2, wherein said graphic graphic data $D_{\mu P}$

2   comprises bitmaps received from a microprocessor.

1   6.   The video signal processing system of claim 2, comprising:

2   a controller that controls said filter unit, said first, second and third memories and said

3   mixing unit to control the processing of said video signal procesing system.

1   7.   The video signal processing system of claim 6, wherein said video signal processing

2   system operates in real time with the clock frequency of said controller being higher than the

3   clock frequency of the signal associated with the video data V_{IN} and said video output signal

4   V_{OUT}.

1   8.   The video signal processing system of claim 6, wherein said controller comprises a

2   microprocessor.

1   9.   A video signal processing system for processing a video data V_{IN} and graphic data $D_{\mu P}$,

2   comprising:

3   a) a horizontal filter that receives the video data V_{IN} and converts the video data V_{IN} into

4   video pictures formated with a different number of columns, and provides a horizontally filtered

5   video signal indicative thereof, wherein said horizontal filter buffers individual pixels and/or

6   lines in a first memory device;

7　　b)　a second memory device that receives and stores the graphic data $D_{\mu P}$ and said

8　horizontal filtered video signal and provides stored signals indicative thereof;

9　　c)　a third memory device that is connected to said second memory, and stores data

10　received from said second memory devices; and

11　　d)　a mixing and filtering unit that receives said stored graphic data and said stored

12　horizontally filtered video data, vertically filters said stored horizontally filtered video data to

13　convert the video data into video pictures with a different number of lines and provide a

14　vertically filtered signal indicative thereof, and mixes said stored graphic data with said vertically

15　filtered video signal to provide a video output signal V_{OUT}.

1　10.　The video signal processing system of claim 9, wherein said second memory device is

2　configured as a fast cache memory.

1　11.　The video signal processing system of claim 10, wherein said third memory device

2　comprises random access memory.

1　12.　The video signal processing system of claim 10, wherein the graphic data comprises

2　bitmaps received from a microprocessor.

1　13.　The video signal processing system of claim 10, comprising:

2　　a controller that controls said horizontal filter, said first, second and third memories and

3　said mixing unit to control the processing of said video signal procesing system.

1   14.   The video signal processing system of claim 13, wherein the clock frequency of said

2   controller is higher than the clock frequency of a signal at the video input signal V_{IN} and said

3   video output signal V_{OUT}.

1   15.   The video signal processing system of claim 14, wherein said controller comprises a

2   microprocessor.

1   16.   The video signal processing system of claim 15, wherein said video signal processing

2   system is used for interlace progressive conversion.

1   17.   A video signal processing system for processing a video data V_{IN} and graphic data $D_{\mu P}$,

2   comprising:

3   a filter unit, which receives the video data V_{IN} and horizontally and vertically filters the

4   video data V_{IN} to convert the video data V_{IN} into video pictures formated with a different number

5   of columns and/or lines, and provides a filtered video signal indicative thereof, wherein said filter

6   unit buffers individual pixels and/or lines in a first memory device;

7   b)   a second memory device that receives and stores the graphic data $D_{\mu P}$ and said

8   filtered video signal and provides stored signals indicative thereof;

9   c)   a third memory device that is connected to said second memory, and stores data

10   received from said second memory devices; and

11   d) a mixing unit that receives and mixes said stored graphic data and said stored filtered

12   video data to provide a video output signal V_{OUT}, which represents a superposition of said stored

13   graphic data and said stored filtered video data.

1   18.   A video signal processing system for processing a video data V_{IN} and graphic data $D_{\mu P}$,

2   comprising:

3   a) a horizontal filter that receives the video data V_{IN} and converts the video data V_{IN} into

4   video pictures formated with a different number of columns, and provides a horizontally filtered

5   video signal indicative thereof, wherein said horizontal filter buffers individual pixels and/or

6   lines in a first memory device;

7   b) a second memory device that receives and stores the graphic data $D_{\mu P}$ and said

8   filtered video signal and provides stored signals indicative thereof;

9   c) a third memory device that is connected to said second memory, and stores data

10   received from said second memory devices; and

11   d) a mixing and filtering unit that receives said stored graphic data and said stored

12   horizontally filtered video data, vertically filters said stored horizontally filtered video data to

13   convert the video data into video pictures with a different number of lines and provide a

14   vertically filtered signal indicative thereof, and mixes said stored graphic data with said vertically

15   filtered video signal to provide a video output signal V_{OUT}.